30

210-32

319671

The Design and Proof of Correctness of a Fault-Tolerant Circuit

N91-17569

William R. Bevier William D. Young


Computational Logic, Inc. 1717 W. 6th Street Austin, Texas

#### What We Accomplished

- A formal statement of Interactive Consistency Conditions<sup>1</sup> in the Boyer-Moore logic.
- A formal statement of the Oral Messages algorithm *OM* in the Boyer-Moore logic.
- A mechanically checked proof that *OM* satisfies the Interactive Consistency conditions.
- A mechanically checked proof of the optimality result: no algorithm can tolerate fewer faults than *OM* yet still achieve Interactive Consistency.
- The use of OM in a functional specification for a fault-tolerant device.
- A formal description of the design of the device.
- A mechanically checked proof that the device design satisfies the specification.
- An implementation of the design in programmable logic arrays.

<sup>&</sup>lt;sup>1</sup>See "The Byzantine Generals Problem", Lamport, Shostak and Pease, ACM Toplas, Vol 4, No 3, July 1982.

## A Stack of Related Machines



#### The Specification

The specification is a function that describes a finite state machine.

At every step, each of N processes

- 1. reads its sensor input,
- 2. exchanges its sensor value with all other processes,
- 3. produces an *interactive consistency vector* (ICV) that contains what it concludes is each other process's value, and
- 4. applies a filter function to the ICV to produce an output.

### **Properties of the Specification Function**

The exchange of sensor values is accomplished by an algorithm called OM.

OM achieves interactive consistency. That is,

A process sends a message to n-1 destination processes.

- 1. All non-faulty destination processes agree on the same received value.
- 2. If the sending process is non-faulty, then every non-faulty destination process receives the message sent.

OM has been defined as a function in the Boyer-Moore logic, and a proof that interactive consistency is achieved has been mechanically checked.

### Formal Statement of Correctness of OM

Let

- n be the number of processes,
- L be the set  $\{0, ..., n-1\}$ ,
- $g, i, j \in L$  be process names,
- x be g's local value, and
- m give the number of rounds of information exchange.

The interactive consistency conditions are stated as follows.

```
\neg faulty(i)
& \neg faulty(j)
& 3 \cdot faults(L) < n
& faults(L) \le m

\rightarrow OM(n, g, x, m)[i] = OM(n, g, x, m)[j],
\neg faulty(g)
& \neg faulty(i)
& 3 \cdot faults(L) < n
& faults(L) \le m

\rightarrow OM(n, g, x, m)[i] = x
```

# **Specification Abstraction**

The following aspects of the specification are not constrained:

- 1. The number of processes.
- 2. The types of the input and output values.
- 3. The nature of the filter function.

# What Interactive Consistency Guarantees

The specification can be thought of as a function which

- receives a sequence of N-tuples of input values, and
- produces a sequence of *N*-tuples of output values.




Because of Interactive Consistency, we can conclude:


At each step, all non-faulty processes agree on their output iff the total number of processors exceeds three times the number of faulty processors.

# The Device Design

Goal: Design 4 identical circuits which, when operating synchronously, achieve Byzantine agreement.



## **A Process Internal State**




#### **Process Steps**

```
0: data out[i] \leftarrow sense, i \in \{0, 1, 2\}
                   ← sense
    icv[3]
                    \leftarrow clock+1
    clock
                  \leftarrow input[i], i \in \{0,1,2\}
1: m[0,i]
    data out[0] \leftarrow input[1]
    data out[1] ← input[0]
    data\_out[2] \leftarrow input[0]
                    \leftarrow clock+1
    clock
               \leftarrow input[i], i \in \{0, 1, 2\}
2: m[1,i]
    data out[0] \leftarrow m[0,2]
    data out[1] \leftarrow m[0,2]
    data out[2] \leftarrow m[0,1]
                    ← clock+1
    clock
                    \leftarrow input[i], i \in \{0, 1, 2\}
3: m[2,i]
                    \leftarrow clock+1
    clock
4: icv[0] \leftarrow majority(m[0,0], m[1,2], m[2,1])
    icv[1] \leftarrow majority(m[0,1], m[1,0], m[2,2])
               \leftarrow majority(m[0,2], m[1,1], m[2,0])
    icv[2]
               \leftarrow clock+1
    clock
                    ← filter(icv)
5: Actuator
                    \leftarrow clock+1
    clock
                    \leftarrow clock+1
6: clock
                   \leftarrow clock+1
7: clock
```

### **Summary of Device Design**

- 1. Four identical devices.
- 2. Only internal and external data flow specified, data width not.
- 3. Filter function constrained to tolerate ICV rotations.

# **Correctness of Device Design**



#### **Device Implementation**

#### by Larry Smith

